

Art Unit: ***

Claims PTO

09/30/2004

AMW

Claims 1-18 cancelled.

19. (Amended) A method of using a floating gate transistor having a floating gate electrode and an adjacent amorphous silicon carbide (a-SiC) gate insulator between the floating gate electrode and a substrate, the method comprising:

storing data by changing [the] a charge of the floating gate electrode;
reading data by detecting a current between a source and a drain in the substrate; and
refreshing data based on a data charge retention time for the floating gate transistor that depends upon a barrier energy at an interface between the floating gate electrode and the gate insulator.

20. (Amended) The method of claim 19, wherein [storing data by changing the charge of the floating gate transconductively provides] reading data further comprises detecting an amplified current signal between the source and the drain.

21. (Amended) The method of claim 19, wherein the detected current is based on the charge of the floating gate electrode and a transconductance gain of the floating gate transistor.

Claims 22-27 cancelled.

28. (Amended) A method of using a floating gate transistor, comprising:
programming a floating gate electrode of the floating gate transistor by placing a charge on the floating gate electrode, wherein the floating gate transistor has a barrier energy[, defined as the difference between the electron affinity of the floating gate and the electron affinity of an] between the floating gate electrode and a silicon carbide (SiC) gate insulator separating the floating gate electrode from a substrate, [which is] the barrier energy being less than approximately 3.3 eV; and

reading the floating gate transistor by placing a read voltage on a control gate and detecting [the] current [conducted] in a channel between a source region and a drain region in the substrate.

Art Unit: ***

5
29. (Twice Amended) The method of claim 28⁴ wherein programming [the] a floating gate [transistor] electrode further comprises causing hot electron injection from the channel through an amorphous silicon carbide (a-SiC) gate insulator to the floating gate electrode.

30. (Amended) The method of claim 28⁴, [wherein the method further includes] further comprising erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than [12V] 12 Volts.

31. (Amended) The method of claim 28⁷, [wherein the method further includes] further comprising refreshing the charge placed on the floating gate electrode.

32. (Amended) The method of claim 31⁷ wherein refreshing the charge placed on the floating gate [includes] electrode further comprises refreshing the charge at regular time intervals of less than [40s] 40 seconds.

33. (Amended) The method of claim 31⁹, wherein refreshing the charge placed on the floating gate [includes] electrode further comprises refreshing the charge at regular time intervals [every few seconds].

34. (Amended) A method for operating a floating gate transistor connected to a control line and a data line, the method comprising:

storing data on a floating gate electrode in the floating gate transistor by providing a control voltage on [a] the control line and a write voltage on [a] the data line such that charge is carried from a substrate to the floating gate electrode through [an] a silicon carbide (SiC) gate insulator, wherein a barrier energy between the silicon carbide (SiC) gate insulator and the floating gate electrode is less than 3.3 eV;

reading the data stored on the floating gate electrode by placing a read voltage on the control line and detecting the current [conducted through] in the floating gate transistor at the data line; and

erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than [12V] 12 Volts.

Art Unit: ***

35. (Amended) The method of claim 34, wherein the insulator includes] ~~wherein storing data further comprises causing the charge to be carried from the substrate to the floating gate electrode through an amorphous silicon carbide (a-SiC) gate insulator.~~

36. (Amended) The method of claim 34, [wherein the method further includes] ~~further comprising refreshing the charge placed on the floating gate electrode.~~

37. (Amended) The method of claim [32,] ~~38~~ wherein refreshing the charge placed on the floating gate [includes] ~~electrode further comprises refreshing the charge at regular time intervals of less than [40s] 40 seconds.~~

38. (Amended) The method of claim [32,] ~~39~~ wherein refreshing the charge placed on the floating gate [includes] ~~electrode further comprises refreshing the charge at regular time intervals [every few seconds].~~

Claims 39-42 cancelled.

43. (Amended) A method for operating a floating gate transistor comprising:
programming the floating gate transistor by inducing charge to migrate from a channel in a substrate through [a] ~~an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode in the floating gate transistor; and~~

erasing the floating gate transistor by inducing charge to migrate from the floating gate electrode through the ~~amorphous silicon carbide (a-SiC) gate insulator to the channel.~~

44. (Amended) The method of claim 43 wherein:

programming comprises programming the floating gate transistor by inducing hot electron injection from a channel in a substrate through [an] ~~the amorphous silicon carbide (a-SiC) gate insulator to a polysilicon floating gate electrode in the floating gate transistor; and~~

erasing comprises erasing the floating gate transistor by inducing charge to migrate from the polysilicon floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel through Fowler-Nordheim tunneling.

45. (New) The method of claim 43, further comprising reading the floating gate transistor by detecting current in the floating gate transistor.

46. (New) The method of claim 43, further comprising refreshing the floating gate transistor at regular time intervals.

Art Unit: ***

147 (Amended) A method for operating a floating gate transistor connected to a control line and a data line, the method comprising:

programming the floating gate transistor by providing a control voltage on the control

line and a write voltage on the data line to induce charge to migrate from a channel in a substrate through [a] an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode in the floating gate transistor; and

erasing the floating gate transistor by inducing charge to migrate from the floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel.

20 48. (Amended) The method of claim 47 wherein:

programming comprises programming the floating gate transistor by providing a control voltage on the control line and a write voltage on the data line to induce hot electron injection from a channel in a substrate through [an] the amorphous silicon carbide (a-SiC) gate insulator to a polysilicon floating gate electrode in the floating gate transistor; and

erasing comprises applying an erase voltage of less than 12 Volts to the floating gate transistor to erase the floating gate transistor by inducing charge to migrate from the polysilicon floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel through Fowler-Nordheim tunneling.

49. (New) The method of claim 47, further comprising reading the floating gate transistor by placing a read voltage on the control line and detecting current in the floating gate transistor.

22 50. (New) The method of claim 47, further comprising refreshing the floating gate transistor at regular time intervals of less than 40 seconds.

Art Unit: ***

~~51~~²⁴ (New) The method of claim ~~18~~¹⁵ wherein reading data comprises reading data by detecting a current between a source and a drain in a silicon substrate.

~~52~~²⁴ (New) The method of claim ~~43~~¹⁵ wherein programming comprises programming the floating gate transistor by inducing charge to migrate from a channel between a source and a drain in a silicon substrate through an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode in the floating gate transistor.

~~53~~²⁵ (New) The method of claim ~~47~~¹⁹ wherein programming comprises programming the floating gate transistor by providing a control voltage on the control line and a write voltage on the data line to induce charge to migrate from a channel between a source and a drain in a silicon substrate through an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode

~~54~~⁴⁷ (New) A method of using a floating gate transistor, comprising:
programming a floating gate electrode of the floating gate transistor by placing a charge on the floating gate electrode, wherein the floating gate transistor has a barrier energy between the floating gate electrode and an amorphous silicon carbide (a-SiC) gate insulator separating the floating gate electrode from a substrate, the barrier energy being less than approximately 3.3 eV;
and

reading the floating gate transistor by placing a read voltage on a control gate and detecting current in a channel between a source region and a drain region in the substrate.

~~55~~²⁷ (New) The method of claim ~~54~~²⁶, further comprising erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than 12 Volts.

~~56~~²⁸ (New) The method of claim ~~54~~²⁶, further comprising refreshing the charge placed on the floating gate electrode.

~~57~~²⁹ (New) The method of claim ~~56~~²⁸, wherein refreshing the charge placed on the floating gate electrode further comprises refreshing the charge at regular time intervals.

~~58~~³⁰ (New) The method of claim ~~54~~²⁴ wherein programming further comprises programming the floating gate electrode by inducing charge to migrate from a channel between a source region and a drain region in a silicon substrate through the amorphous silicon carbide (a-SiC) gate insulator to the floating gate electrode.

Art Unit: ***

~~59~~³² (New) A method for operating a floating gate transistor connected to a control line and a data line, the method comprising:

storing data on a floating gate electrode in the floating gate transistor by providing a control voltage on the control line and a write voltage on the data line such that charge is carried from a substrate to the floating gate electrode through an amorphous silicon carbide (a-SiC) gate insulator, wherein a barrier energy between the amorphous silicon carbide (a-SiC) gate insulator and the floating gate electrode is less than 3.3 eV;

reading the data stored on the floating gate electrode by placing a read voltage on the control line and detecting the current in the floating gate transistor at the data line; and

erasing the floating gate transistor by applying an erase voltage to the floating gate transistor.

~~60~~³² (New) The method of claim ~~59~~³¹, further comprising refreshing the charge placed on the floating gate electrode.

~~61~~³³ (New) The method of claim ~~60~~³² wherein refreshing the charge placed on the floating gate electrode further comprises refreshing the charge at regular time intervals.

~~62~~³⁴ (New) The method of claim ~~59~~³¹ wherein erasing comprises erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than 12 Volts.

~~63~~³⁵ (New) The method of claim ~~59~~³¹ wherein storing data further comprises storing data on the floating gate electrode in the floating gate transistor by providing a control voltage on the control line and a write voltage on the data line such that charge is carried from a channel between a source region and a drain region in a silicon substrate to the floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator.

~~64~~³⁶ (New) A method of using a floating gate transistor, comprising:

programming a floating gate electrode of the floating gate transistor by placing a charge on the floating gate electrode, wherein the floating gate transistor has a barrier energy between the floating gate electrode and a silicon carbide (SiC) gate insulator separating the floating gate electrode from a substrate, the barrier energy being less than approximately 3.3 eV;

reading the floating gate transistor by placing a read voltage on a control gate and detecting current in a channel between a source region and a drain region in the substrate; and

erasing the floating gate transistor.

Art Unit: ***

~~63~~ (New) The method of claim ~~64~~ wherein:

programming a floating gate electrode further comprises causing hot electron injection from the channel through an amorphous silicon carbide (a-SiC) gate insulator to the floating gate electrode;

erasing the floating gate transistor comprises erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than 12 Volts; and

further comprising refreshing the charge placed on the floating gate electrode at regular time intervals.

~~38~~ ~~65~~ (New) A method of using a floating gate transistor, comprising:

programming a floating gate electrode of the floating gate transistor by placing a charge on the floating gate electrode, wherein the floating gate transistor has a barrier energy between the floating gate electrode and a silicon carbide (SiC) gate insulator separating the floating gate electrode from a substrate, the barrier energy being less than approximately 3.3 eV;

reading the floating gate transistor by placing a read voltage on a control gate and detecting current in a channel between a source region and a drain region in the substrate; and refreshing the charge placed on the floating gate electrode.

~~39~~ ~~38~~ ~~67~~ (New) The method of claim ~~66~~ wherein:

programming a floating gate electrode further comprises causing hot electron injection from the channel through an amorphous silicon carbide (a-SiC) gate insulator to the floating gate electrode;

refreshing the charge comprises refreshing the charge placed on the floating gate electrode at regular time intervals; and

further comprising erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than 12 Volts.

~~40~~ ~~68~~ (New) A method of using a floating gate transistor, comprising:

programming a floating gate electrode of the floating gate transistor by placing a charge on the floating gate electrode, wherein the floating gate transistor has a barrier energy between

Art Unit: ***

the floating gate electrode and a silicon carbide (SiC) gate insulator separating the floating gate electrode from a substrate, the barrier energy being less than approximately 3.3 eV;

reading the floating gate transistor by placing a read voltage on a control gate and detecting current in a channel between a source region and a drain region in the substrate; refreshing the charge placed on the floating gate electrode; and erasing the floating gate transistor.

~~69~~⁴¹.(New) The method of claim ~~68~~⁴⁰ wherein:

programming a floating gate electrode further comprises causing hot electron injection from the channel through an amorphous silicon carbide (a-SiC) gate insulator to the floating gate electrode;

refreshing the charge comprises refreshing the charge placed on the floating gate electrode at regular time intervals; and

erasing the floating gate transistor comprises erasing the floating gate transistor by applying an erase voltage to the floating gate transistor which is less than 12 Volts.

~~70~~⁴².(New) A method for operating a floating gate transistor comprising:
programming the floating gate transistor by inducing charge to migrate from a channel in a substrate through an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode in the floating gate transistor;

reading the floating gate transistor; and

erasing the floating gate transistor by inducing charge to migrate from the floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel.

~~71~~⁴³.(New) The method of claim ~~70~~⁴² wherein:

programming comprises programming the floating gate transistor by inducing hot electron injection from a channel in a substrate through the amorphous silicon carbide (a-SiC) gate insulator to a polysilicon floating gate electrode in the floating gate transistor;

reading the floating gate transistor comprises reading the floating gate transistor by detecting current in the floating gate transistor;

Art Unit: ***

erasing comprises erasing the floating gate transistor by inducing charge to migrate from the polysilicon floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel through Fowler-Nordheim tunneling; and

further comprising refreshing the floating gate transistor at regular time intervals.

44
72.(New)

A method for operating a floating gate transistor comprising:

programming the floating gate transistor by inducing charge to migrate from a channel in a substrate through an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode in the floating gate transistor;

refreshing the floating gate transistor; and

erasing the floating gate transistor by inducing charge to migrate from the floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel.

45
73.(New)

The method of claim 72 wherein:

programming comprises programming the floating gate transistor by inducing hot electron injection from a channel in a substrate through the amorphous silicon carbide (a-SiC) gate insulator to a polysilicon floating gate electrode in the floating gate transistor;

erasing comprises erasing the floating gate transistor by inducing charge to migrate from the polysilicon floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel through Fowler-Nordheim tunneling;

refreshing the floating gate transistor comprises refreshing the floating gate transistor at regular time intervals; and

further comprising reading the floating gate transistor by detecting current in the floating gate transistor.

46
74.(New)

A method for operating a floating gate transistor comprising:

programming the floating gate transistor by inducing charge to migrate from a channel in a substrate through an amorphous silicon carbide (a-SiC) gate insulator to a floating gate electrode in the floating gate transistor;

refreshing the floating gate transistor;

Art Unit: ***

reading the floating gate transistor; and

erasing the floating gate transistor by inducing charge to migrate from the floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel.

47
D) 73.(New) The method of claim 74 wherein:

programming comprises programming the floating gate transistor by inducing hot electron injection from a channel in a substrate through the amorphous silicon carbide (a-SiC) gate insulator to a polysilicon floating gate electrode in the floating gate transistor;

erasing comprises erasing the floating gate transistor by inducing charge to migrate from the polysilicon floating gate electrode through the amorphous silicon carbide (a-SiC) gate insulator to the channel through Fowler-Nordheim tunneling; and

refreshing the floating gate transistor comprises refreshing the floating gate transistor at regular time intervals; and

reading the floating gate transistor comprises reading the floating gate transistor by detecting current in the floating gate transistor.
